As of the time of the conversation, physical-design work is generally outsourced in these chip projects.

“analog ip that is used for chip to chip connectivity and it is this kind of physical placement that is specific to a given process node at tsmc so you know we talk about like three nanometers five nanometers etc um so that piece is still today you know generally it is a kind of outsourced activity for all of these projects”