Conventional computationally expensive steps in the chip-design flow will limit how quickly the process can be automated or accelerated.

“In the things that will prevent us getting there extremely fast is the fact that actually in that flow,”

“there are a number of things that are genuinely kind of computationally expensive in a more conventional way.”